计算机系统中SATA(serial advanced technology attachment)主机端控制器采用专用总线转换芯片和软件控制方式.为使得以FPGA(field-programmable gate array)为控制核心的电子系统可以直接使用SATA3.0硬盘作为数据存储介质,借鉴ATA1-7、SATA1.0、SATA2.0、SATA3.0等相关协议,提出了一种基于FPGA的SATA3.0主机端控制器的链路层发送功能模块的设计与实现方法,成功实现了数据在发送过程中的校验、加扰以及流量控制等相关功能.仿真结果表明:本控制器数据处理速度可达600 MB/s,验证了设计的正确性.
SATA(serial advanced technology attachment)3.0 disk as a data storage medium cannot be directly used in electronic systems represented by FPGA(Field-programmable gate array).Referring to ATA1-7,SATA serial advanced technology attachment 1.0,SATA2.0,SATA3.0 and other relavant protocols,this paper proposes a design and implementation method originated from SATA3.0 host controller which is based on FPGA in the link layer of sending module.This method is successfully implemented in sending data validation,scrambling and flowing control.Simulation results are also provided.The results show that the data processing speed of the controller is 600 MB/s which verify the success of the design.
[1] 范俊.基于FPGA的SATA控制器的研究与实现[D].武汉:华中科技大学,2006. FAN Jun.Design and implementation of SATA adapter using FPGA[D].Wuhan:Huazhong University of Science & Technology,2006.
[2] 高志.基于FPGA的SATAⅡ协议研究与实现[D].长沙:湖南大学,2009. GAO Zhi.Research and realization of SATA II protocol based on FPGA[D].Changsha:Hunan University,2009.
[3] 唐纯杰.SATA协议分析及其FPGA实现[D].长沙:湖南大学,2009. TANG Chunjie.The research of serial ATA protocol and its FPGA implementation[D].Changsha:Hunan University,2009.
[4] 陈才.基于FPGA的SATA主机端控制器的设计[D].武汉:华中科技大学,2011. CHEN Cai.Design of SATA host controller based on FPGA [D].Wuhan:Huazhong University of Science & Technology,2011.
[5] 朱佳齐.SATA II主机控制器IP核设计及FPGA实现[D]. 绵阳:中国工程物理研究院,2013. ZHU Jiaqi.Design and implementation of SATA II host controller IP core based on FPGA[D]. Mianyang:China Academy of Engineering Physics,2013.
[6] 王烨,张峰,李燕斌.SATA高速存储的FPGA实现[J].电讯技术,2012,52:1801-1804.DOI:10.3969/j.issn.1001-893x.2012.11.019. WANG Ye,ZHANG Feng,LI Yanbin.A high-speed recording system of SATA based on FPGA[J].Telecommunication Engineering,2012,52:1801-1804.DOI:10.3969/j.issn.1001-893x.2012.11.019.
[7] 吴从中,但德东,刘盛中.SATA3.0协议物理层握手模块设计与验证[J].合肥工业大学学报(自然科学版),2014,37:604-608.DOI:10.3969/j.issn.1003-5060.2014.05.020. WU Congzhong,DAN Dengdong,LIU Shengzhong.Design and validation of SATA 3.0 physical layer’s handshake module[J].Journal of Hefei University of Technology(Natural Science),2014,37:604-608.DOI:10.3969/j.issn.1003-5060.2014.05.020.
[8] 张庆顺,周拴柱,张锁良.基于FPGA的IP over CCSDS协议中长帧拆分的实现与仿真[J].河北大学学报(自然科学版),2015,35(2):204-209.DOI:10.3969/j.issn.1000-1565.2015.02.017. ZHANG Qingshun,ZHOU Shuanzhu,ZHANG Suoliang.Implementation and simulation of FPGA-based IP over CCSDS protocol long frame split[J].Journal of Hebei University(Natural Science Edition),2015,35(2):204-209.DOI:10.3969/j.issn.1000-1565.2015.02.017.
[9] 叶勃宏.基于FPGA的SATAII协议物理层实现[J].电子科技,2014,27(6):17-21.DOI:10.16180/j.cnki.issn.1007-7820.2014.06.036. YE Bohong.Realization of physical layer of SATAII based on FPGA[J].Electronic Sci &Tech,2014,27(6):17-21.DOI:10.16180/j.cnki.issn.1007-7820.2014.06.036.
