A Design Scheme of 2-digitization 4DPSK Demodulator Based on CPLD

doi:10.3969/j.issn.1000-1565.2006.03.021

Journal of Hebei University (Natural Science Edition) ›› 2006, Vol. 26 ›› Issue (3): 310-314.DOI: 10.3969/j.issn.1000-1565.2006.03.021

Previous Articles Next Articles

A Design Scheme of 2-digitization 4DPSK Demodulator Based on CPLD

WANG Lan-xun,ZHANG Qing-shun,HUANG Ya-li,SONG Tie-rui

Online:2006-05-25 Published:2006-05-25

Abstract

CLC Number:

TN919.33

WANG Lan-xun,ZHANG Qing-shun,HUANG Ya-li,SONG Tie-rui. A Design Scheme of 2-digitization 4DPSK Demodulator Based on CPLD[J]. Journal of Hebei University (Natural Science Edition), 2006, 26(3): 310-314.

[1]	WANG Lan-xun,PENG Jing-qin,XIN Ru. A Method of Carrying out Serial Communication Among Single-chip Computers Using the Common Ports [J]. Journal of Hebei University (Natural Science Edition), 2005, 25(4): 431-433.
[2]	. Design and Realization of a Modem of 2DPSK Based on CPLD [J]. Journal of Hebei University (Natural Science Edition), 2004, 24(5): 532-535.
[3]	. A New Approach of the Frame Synchronization Detection and Its Implementation [J]. Journal of Hebei University (Natural Science Edition), 2004, 24(2): 180-183,190.
[4]	. A Digital Signal Filter Based on CPLD [J]. Journal of Hebei University (Natural Science Edition), 2003, 23(4): 418-421.
[5]	. Design and Realization of a Modem of CPFSK Based on CPLD [J]. Journal of Hebei University (Natural Science Edition), 2003, 23(1): 67-70.
[6]	. A New Encoding and Decoding Scheme of BCH Code [J]. Journal of Hebei University (Natural Science Edition), 2002, 22(2): 161-164,207.
[7]	WAGN Lan-xun,ZHANG Suo-Liang. Burst-Error-Correcting Software Implementation in the Serial Communication of Single-Chip Microprocessor [J]. Journal of Hebei University (Natural Science Edition), 2001, 21(1): 85-89.

A Design Scheme of 2-digitization 4DPSK Demodulator Based on CPLD

PDF (PC)

Knowledge

Abstract

Cite this article

share this article

References

Related Articles 7

Recommended Articles

Metrics

Comments